

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2017/0031756 A1 CHUNG et al.

Feb. 2, 2017 (43) Pub. Date:

(54) SEMICONDUCTOR MEMORY DEVICES AND MEMORY SYSTEMS INCLUDING THE

(71) Applicant: SAMSUNG ELECTRONICS CO.,

LTD., Suwon-si (KR)

(72) Inventors: Hoi-Ju CHUNG, Yongin-si (KR); Sang-Uhn CHA, Yongin-si (KR)

Assignee: SAMSUNG ELECTRONICS CO., (73)

LTD., Suwon-si (KR)

(21)Appl. No.: 15/209,043

(22)Filed: Jul. 13, 2016

(30)Foreign Application Priority Data

Jul. 29, 2015 (KR) 10-2015-0106945

Publication Classification

(51) Int. Cl. G06F 11/10

(2006.01)

G11C 29/52

(2006.01)

G06F 3/06 G11C 11/4072

(2006.01)(2006.01)

U.S. Cl.

CPC G06F 11/1068 (2013.01); G11C 11/4072 (2013.01); G11C 29/52 (2013.01); G06F 3/0619 (2013.01); G06F 3/064 (2013.01);

G06F 3/0679 (2013.01)

(57)**ABSTRACT**

A semiconductor memory device is provided. The semiconductor memory device includes a memory cell array, an input/output (I/O) gating circuit and an error correction circuit. The memory cell array includes a plurality of memory cells. The I/O gating circuit, before performing a normal memory operation on the memory cell array by a first unit, performs a cell data initializing operation by writing initializing bits in the memory cell array by a second unit different from the first unit. The error correction circuit performs an error correction code (ECC) encoding and an ECC decoding on a target page of the memory cell array by the second unit, based on the initializing bits. Therefore, power consumption in performing write operation may be reduced.

10

